Your tasks Technical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products Define digital subsystem architectures Lead RTL development and integration Drive design reviews and quality standards Support verification and